

Litho**Vision** | 2008

Current Status of Immersion Lithography for NAND/CMOS Device

Soichi Inoue, Takuya Kono, Shin-ichi Itoh,
and Tatsuhiko Higashiki


Toshiba Corporation



Outline


- **Lithography History & Future**
- **Current Status of Immersion Lithography**
- **HP 32 nm generation and beyond**
- **Summary**

Lithography History & Future



Lithography Roadmap for ArF

From Single to Double



Level HP[nm]	NAND		Logic	
		LS	CH	
90	SE	SE	SE	
65-70	SE	SE	SE	
55	SE	-	-	
45	SE	SE	DP	
32-	DP	DP	DP	


SE : Single Exposure
DP : Double Patterning

Outline

- Lithography History & Future
- **Current Status of Immersion Lithography**
- HP 32 nm generation and beyond
- Summary

Lithography Roadmap for ArF

From Single to Double





55 nm NAND, 45 nm Node Logic Lithography



S609B installed in Toshiba at 2006/B.


45 nm node (HP 65 nm) Logic




HP 55 nm NAND

■ Focus Latitude

Range : 0.20 μm



■ Dose Latitude



TOSHIBA has started HP 55 nm NAND Flash production using NIKON S609B scanners!

NIKON S610C NA 1.30 Immersion Exposure Tool



S610C installed in Toshiba at 2007/B.


CD-Control/ED-Margin of HP 43 nm NAND Flash Pattern

Exposure: Nikon S610C (NA=1.30, Crosspole & Polarized illumination)
Resist: Optimized ArF Immersion Resist with Top Coat

Focus Latitude

Range : 0.4 μm



-0.20 μm -0.10 μm 0.00 μm +0.10 μm +0.20 μm



Dose Latitude

Range : >8%

-4.2% -3.2% 0.0% +3.2% +4.2%




TOSHIBA is just starting HP 43 nm NAND Flash production using NIKON S610C scanners!


43 nm L/S

$\Delta\text{CD} < 1.9 \text{ nm } (3\sigma)$

Immersion-specific Challenges



S610C Single Machine Overlay





	X (nm)	Y (nm)
Overlay (3σ)	4.8	3.7

● The results are small enough for HP 40-45 nm feature.


S610C Focus Accuracy Stability

8/27
All shot 26 nm
Comp. shot 23 nm




Focus error

9/6
All shot 23 nm
Comp. shot 22 nm



Complete Shot 3 σ All shot 3 σ




Wafer Focus Error is small and stable.

Risks for Immersion Defect Sources

Wafer Center

Wafer Edge



















Leaching Low Molecular weight Materials
(PAG, Quencher, Solvent, etc)

Outline




- Lithography History & Future
- Current Status of Immersion Lithography
- **HP 32 nm generation and beyond**
- Summary

Double Patterning Process

1 Dimension ($k_1 < 0.25$)

Pitch Splitting		Edge Patterning	
Dark Field 3:1	Bright Field 1:3	Spacer Process	Double Development
			
			
			
			


Spacer Process



- Suitable for Periodic Structure 😊
- Complicated and Long Process ☹️
- Cost Issue ☹️

CD Control for Pitch Splitting

Δ CD Budget



Δ CD budget [%]		ΔCD_{Line} [%]	ΔCD_{Space} [%]
Litho Δ CD		10.0	10.0
Etching Δ CD		8.0	8.0
Overlay induced Δ CD	Mask IP	1.5	0.0
	Scanner	5.6	0.0
	Process	5.0	0.0
	Total	7.7	0.0
		14.9	12.8

Summary

- Lithography roadmap for NAND and Logic has made clear.
- 55 nm NAND Flash and 45 nm node (HP 65nm) logic immersion process had been developed using S609B (NA>1.0)
- The litho. Process for 43 nm NAND Flash and 32 nm node (HP 45nm) logic have been successfully developed with Nikon S610C.
- Immersion lithography has been matured technology for HP 55-45nm devices.
- Further improvements, i.e. defectivity and throughput, are necessary for improving productivity.
- For HP 3X nm and beyond, double patterning (DP) technologies , such as spacer process and pitch splitting, will become promising candidates. Further improvement of overlay is necessary for pitch splitting.

Acknowledgements

The authors acknowledge

**NIKON, TEL, Resist suppliers on Immersion Lithography
Process Technology.**

The authors also thank

**Resist Process, Lithography Integration, Lithography
design and Scanner Team of TOSHIBA for the technical
assistance.**

